翻訳と辞書 |
pipeline break (Or "pipeline stall") The delay caused on a processor using pipelines when a {transfer of control} is taken. Normally when a control-transfer instruction (a branch, conditional branch, call or trap) is taken, any following instructions which have been loaded into the processor's pipeline must be discarded or "flushed" and new instructions loaded from the branch destination. This introduces a delay before the processor can resume execution. "Delayed control-transfer" is a technique used to reduce this effect. (1996-10-13)
スポンサード リンク
翻訳と辞書 : 翻訳のためのインターネットリソース |
Copyright(C) kotoba.ne.jp 1997-2016. All Rights Reserved.
|
|